



(19)

Europäisches Patentamt

European Patent Office

Office européen des brevets



(11)

EP 0 772 067 A1

(12)

EUROPEAN PATENT APPLICATION

published in accordance with Art. 158(3) EPC

(43) Date of publication:

07.05.1997 Bulletin 1997/19

(51) Int. Cl.⁶: G02F 1/133, G09G 3/36

(21) Application number: 95931415.4

(86) International application number:
PCT/JP95/01835

(22) Date of filing: 14.09.1995

(87) International publication number:
WO 96/36902 (21.11.1996 Gazette 1996/51)(84) Designated Contracting States:
DE FR GB• INOUE, Akira
Seiko Epson Corporation
Nagano 392 (JP)

(30) Priority: 17.05.1995 JP 118131/95

(74) Representative: Hoffmann, Eckart, Dipl.-Ing.
Patentanwalt,
Bahnhofstrasse 103
82166 Gräfelfing (DE)(71) Applicant: SEIKO EPSON CORPORATION
Shinjuku-ku Tokyo 163-08 (JP)

(72) Inventors:


- NOMURA, Hiroaki
Seiko Epson Corporation
Nagano 392 (JP)

(54) LIQUID CRYSTAL DISPLAY, ITS DRIVING METHOD, AND DRIVING CIRCUIT AND POWER SUPPLY USED THEREFOR

(57) Liquid crystal display device and its drive method that applies the voltage of the difference of a scanning signal and a data signal having at least a reset period, a selection period and a non-selection period in one frame on a chiral nematic liquid crystal having at least two stable states. A total of eight voltage levels made up of a plurality of levels (V1, V2, V3, V4) of a first group on the low voltage side and a plurality of levels (V5, V6, V7, V8) of a second group on the high voltage side are provided. The voltage levels of scanning signal Y_i and data signal X_j are alternated between the first group and second group every mH (where, m is an integer that is 2 or greater and H ≠ 1 frame period), which is an integral multiple of the unit time (1H) equivalent to the selection period T₂ of scanning signal Y_i. When the data signal (X_j) is a voltage level of the first group, the voltage level of the reset period (T₁) in the scanning signal (Y_i) is selected from the second group, and when the data signal (X_j) is a voltage level of the second group, the voltage level of the reset period (T₁) in the scanning signal (Y_i) is selected from the first group. When the data signal (X_j) is a voltage level of the first group, the voltage levels of the selection period (T₃) and non-selection period (T₄) in the scanning signal (Y_i) are each selected from the same first group, and when the data signal is a voltage level of the second group, the voltage levels of the selection period (T₃) and non-selection period (T₄) in the scanning signal (Y_i) are each selected from the same second group. By this

means, the polarity of the voltage applied to the liquid crystal is reversed every mH.

FIG. 1



Description**FIELD OF THE INVENTION**

This invention relates to a bistable liquid crystal display device that uses a chiral nematic liquid crystal and has a memory effect and its drive method and the drive circuit used therein. This invention also relates to a liquid crystal display device that sets a total of eight or more voltage levels suited to driving chiral nematic liquid crystal and the power supply circuit device used therein.

BACKGROUND OF THE INVENTION

A bistable liquid crystal display that uses chiral nematic liquid crystal is disclosed in Japanese Laid-Open Patent Application 1-51818, which describes the initial orientation condition, the two stable states, the method whereby the stable states are achieved, etc.

However, the description in the aforementioned Japanese Laid-Open Patent Application 1-51818 notes only the action or phenomenon of two stable states and does not disclose any means offered for the practical application as a display member. Further, the above publication contains no description of a matrix display, which currently has the greatest potential for application as a display member, or any disclosure of a drive method.

In Japanese Laid-Open Patent Application 6-230751, which we have submitted, we proposed a method that controls back-flow which occurs in a liquid crystal cell for improved practical application. This method first provides a period wherein a Frederick's transition is generated by applying a high voltage for about 1 ms, and then it either creates a 0-degree uniform state by immediately applying a constant voltage pulse following the Frederick's transition voltage whose polarity is reversed from or the same as the previous pulse and whose threshold value is greater, or it realizes a 360-degree-twisted state by similarly providing a pulse period with a lower threshold value immediately following the Frederick's transition voltage. In this method, the writing time per line of the matrix display is 400 μ s, thus requiring a total of more than 160 ms (6.25 Hz) to write more than 400 lines, which results in flickering of the display and therefore presents a problem in practical application.

The inventors submitted in Japanese Laid-Open Patent Application 5-37057 a means of further improving the writing time. This, as shown in Fig. 2 and Fig. 4 of such application, provides a delay time after the reset pulse that generates the Frederick's transition and then applies an ON or OFF selection signal. By doing this, a writing time several times faster, e.g., 50 μ s, than previously can be realized.

However, these drive methods require that a large reset voltage exceeding 20 V, an OFF voltage of 1 to 3 V for achieving two stable states and a selection voltage

ranging from an ON voltage of several volts to 6 or 7 volts all efficiently coexist on the circuitry and that alternating current be used to achieve a longer liquid crystal life.

Fig. 23 of this application shows a 7-level drive method that creates a drive waveform for bistable display in accordance with the voltage averaging method. Fig. 23A is the waveform of the scanning signal, wherein V_r , which exceeds 20 V, is applied in reset period T1, $\pm V_s$ is applied in selection period T3, which comes after delay period T2, and the remaining non-selection period T4 is zero potential. The data signal, however, is in phase with the selection pulse of amplitude $\pm V_d$ shown in 23B of the same figure and switches display ON and OFF by applying a negative-phase AC pulse. Also, the voltage of the difference signal, like that shown in Fig. 23C, of the scan signal and the data signal is applied to the liquid crystal.

Here, since the bias voltage V_d need only be about 1 V, a large voltage difference occurs between the scanning signal waveform and the data signal waveform. Particularly since a voltage difference close to 20 V occurs between V_r and V_s in the scanning signal waveform, this is not desirable in a circuit configuration.

Since the ratio between the scanning voltage and the ON/OFF signal voltage during matrix drive in a bistable liquid crystal display is greatly unbalanced, this unbalance may become a major obstacle to configuring a specific drive circuit or configuring the circuit as an IC.

This is not that extreme even in the voltage-averaging drive method of prior art matrix type liquid crystal display elements, but based on similar conditions a six-level method was proposed (*Liquid Crystal Device Handbook*, Nikkan Kogyo, p. 401). However, though this is effective in balancing the drive voltages of the scanning waveform and the signal waveform and increasing the ratio of the ON voltage and the bias voltage, when a reset voltage with a large voltage difference like that in the present invention is also applied, it is impossible to apply it as is to drive a chiral nematic liquid crystal, which is an object of the present invention.

Since the number of levels of the drive voltage is large in the above method, adjustment of the optimum drive voltage becomes extremely difficult and presents a problem in practical application.

Further, since the threshold voltage and saturation voltage of the bistable liquid crystal are temperature dependent and fluctuate inside the liquid crystal panel, it was shown that it would be difficult to achieve a stable display characteristic.

A purpose of this invention is to offer a liquid crystal display device and its drive method and the drive circuit used therein which are capable of not generating a large voltage difference in the scanning signal waveform and the data signal waveform while still improving the display characteristic.

Another purpose of the invention is to offer a liquid crystal display device and its power supply circuit device capable of accurately generating a plurality of voltage

levels greater than eight levels and also easily adjusting a plurality of levels by an easy operation.

SUMMARY OF THE INVENTION

This invention is a drive method for a liquid crystal display device that applies the voltage of the difference of a data signal and a scanning signal having at least a reset period, a selection period and a non-selection period in one frame on a chiral nematic liquid crystal having at least two stable states, wherein

a total of eight or more voltage levels made up of a plurality of levels of a first group on the low voltage side and a plurality of levels of a second group on the high voltage side are provided,

the voltage levels of the scanning signal and the data signal are alternated between the first group and second group every mH (where, m is an integer that is 2 or greater and $mH \neq 1$ frame period), which is an integral multiple of the unit time (1H) equivalent to the selection period of the scanning signal, when the data signal is a voltage level of the first group, the voltage level of the reset period in the scanning signal is selected from the second group, and when the data signal is a voltage level of the second group, the voltage level of the reset period in the scanning signal is selected from the first group,

when the data signal is a voltage level of the first group, the voltage levels of the selection period and non-selection period in the scanning signal are each selected from the same first group, and when the data signal is a voltage level of the second group, the voltage levels of the selection period and non-selection period in the scanning signal are each selected from the same second group, and the polarity of the voltage applied to the liquid crystal is reversed every mH.

The liquid crystal display device related to the method of this invention comprises,

a liquid crystal panel wherein a chiral nematic liquid crystal having at least two stable states is infused between a first substrate whereon a plurality of scanning electrodes are formed and a second substrate whereon a plurality of data electrodes are formed,

a scanning electrode drive circuit that outputs a scanning signal having at least a reset period, a selection period and a non-selection period in one frame to each of the scanning electrodes,

a data electrode drive circuit that outputs a data signal to each of the data electrodes, and

a power supply circuit that outputs the eight or more voltage levels comprising a plurality of levels of a first group on the low-voltage side and a plurality of levels of a second group on the high-voltage side as

the potentials of the scanning signal and the data signal.

Further, the scanning electrode drive circuit and the data electrode drive circuit set the various voltage levels for implementing the method of this invention.

Also, the scanning electrode drive circuit and the data electrode drive circuit which set the various voltage levels for implementing the method of this invention are defined in the drive circuit for the liquid crystal display device related to this invention. This drive circuit can be configured as a circuit external to the liquid crystal panel as well as being formed on the liquid crystal display substrate.

According to the invention described above, by selecting the voltage levels from the first group on the low-voltage side and the second group on the high voltage side as described above, a large reset voltage with an absolute value exceeding 20 V, for example, and a non-selection voltage around 1 V, for example, can be applied to the liquid crystal as the voltage of the difference signal of the scanning signal and the data signal without generating a large difference between their voltage amplitudes. This is advantageous when configuring the drive circuit and particularly when configuring it as an integrated circuit.

The reason for reversing the polarity of the voltage applied to the liquid crystal every mH is as follows. The inventors discovered that change in the voltage difference between the saturation voltage V_{sat} and the threshold voltage V_{th} of the chiral nematic liquid crystal is dependent on the value m determined by the reversal time (see Fig. 17 to Fig. 21). As disclosed (Japanese Laid-Open Patent Application 5-352493) prior to application by this assignee, compared to when reversal every 1H is employed; that is, when $m = 1$ is employed, it is possible in this invention to select a value for m that determines the reversal time from an area that makes the voltage difference small.

The absolute value of the ON voltage applied to the chiral nematic liquid crystal during the selection period must be set larger than the absolute value of the saturation voltage V_{sat} of the chiral nematic liquid crystal. The absolute value of the OFF voltage applied to the chiral nematic liquid crystal during the selection period, however, must be set smaller than the absolute value of the threshold voltage V_{th} of the chiral nematic liquid crystal. Here, the saturation voltage and threshold voltage change with the ambient temperature and other environmental conditions (see Fig. 16). When the saturation voltages and the threshold voltages are compared for each pixel in the liquid crystal panel, however, they are unbalanced in the liquid crystal panel. Therefore, since the voltage difference of the saturation voltage V_s and threshold voltage V_{th} also changes depending on environmental conditions or is unbalanced in the liquid crystal panel, the pixels may not switch on or off in a worst-case condition depending on the settings for the ON voltage and the OFF voltage. If the absolute value of the

voltage difference between the saturation voltage V_{sat} and the threshold voltage V_{th} of the chiral nematic liquid crystal can be made small, the allowable margin of the ON and OFF voltages can be made relatively large. As a result, the adverse effect of the voltage difference due to its dependence on environmental conditions or location in the liquid crystal panel can be reduced, thus improving the display characteristic.

In other words, by making the absolute value of the voltage difference between the saturation voltage V_{sat} and the threshold voltage V_{th} of the chiral nematic liquid crystal small, the absolute value of the ON voltage applied to all of the pixels of the chiral nematic liquid crystal can be set larger than the absolute value of the saturation voltage V_{sat} of the chiral nematic liquid crystal by at least an allowable margin, and the absolute value of the OFF voltage applied to all of the pixels of the chiral nematic liquid crystal can be set smaller than the absolute value of the threshold voltage V_{th} of the chiral nematic liquid crystal within an allowable margin.

In the above drive method, it is desirable that a delay period be provided between the reset period and the selection period. In this case, the voltage level in the delay period of the scanning signal is set to the same level as the voltage level of the non-selection period.

By this means, the selection period in the scanning signal, i.e., writing time, can be shortened.

The above drive method is ideal for driving a chiral nematic liquid crystal using a total of eight voltage levels. Drive of this chiral nematic liquid crystal requiring a total of 10 voltage levels is described below.

First, the data signal must be set to a data voltage level that includes the voltage level of either the ON voltage level or the OFF voltage level in each selection period. The four voltage levels for application to the liquid crystal, i.e., positive and negative ON selection voltages and positive and negative OFF selection voltages must be set as the data voltage levels of this data signal.

Next, the scanning signal must be set to the reset voltage level in the reset period, the selection voltage level in the selection period and the non-selection voltage level in the non-selection period. Two voltage levels are required as reset voltage levels for applying both positive and negative reset voltages on the liquid crystal in the reset period. Two voltage levels are required as selection voltage levels for applying both positive and negative selection voltages on the liquid crystal in the selection period. Two voltage levels are required as non-selection voltage levels to give a bias voltage level to the non-selection period.

As described above, a minimum of 10 levels is required, but by using the two reset voltage levels and two selection voltage levels in common, the chiral nematic liquid crystal can be driven using a total of eight voltage levels.

It is desirable to configure these eight voltage levels from the four levels of the first group on the low-voltage side ($V_1, V_2, V_3, V_4: V_1 < V_2 < V_3 < V_4$) and from the four levels of the second group on the high-voltage side (V_5 ,

$V_6, V_7, V_8: V_4 < V_5 < V_6 < V_7 < V_8$).

In an example of a drive method using these eight voltage levels as shown in Fig. 2, for example, the scanning signal can have a waveform with voltage levels V_1 and V_8 in the reset period and can have a waveform with voltage levels V_1 or V_8 in the selection period and voltage levels V_3 and V_6 in the non-selection period.

The data signal can have a waveform that includes a pulse wherein the peak value changes to voltage levels V_2 and V_4 and a pulse wherein the peak value changes to voltage levels V_5 and V_7 .

In this case, it is desirable that the relationship $V_4 - V_3 = V_3 - V_2 = V_7 - V_6 = V_6 - V_5$ be established. This is because a nearly equivalent non-selection voltage can be set in the non-selection period.

In another example of a drive method using a total of eight voltage levels as shown in Fig. 5, the scanning signal can have a waveform with voltage levels V_4 and V_5 in the reset period and can have a waveform with voltage levels V_4 or V_5 in the selection period and voltage levels V_2 and V_7 in the non-selection period.

The data signal can have a waveform that includes a pulse wherein the peak value changes to voltage levels V_1 and V_3 and a pulse wherein the peak value changes to voltage levels V_6 and V_8 .

In this case, when the relationship $V_3 - V_2 = V_2 - V_1 = V_8 - V_7 = V_7 - V_6$ is satisfied, a nearly equivalent non-selection voltage can be set in the non-selection period.

The value m that determines the reversal time in this invention can be set to a value whereby the value resulting from dividing the number of scanning lines of the display by m becomes an integer. It is also possible to set the value m that determines the reversal time in this invention to a value whereby the value resulting from dividing the number of scanning lines of the display by m does not become an integer. In the case of the latter, the mH reversal position can be naturally shifted so that the reversal position at each mH is in a different position between contiguous frames, thus making it possible to prevent the rounding of the waveform or cross-talk due to reversal from becoming pronounced.

According to another embodiment of the invention, it is possible to overlap reversal of frame units at reversal every mH ($mH < 1$ frame period) described above. In this case, when the voltage at the start of the n th frame in is an integer) is a voltage level of the first group, the start of the $(n + 1)$ th frame is a voltage level of the second group. When the voltage at the start of the n th frame is a voltage level of the second group, the start of the $(n + 1)$ th frame is a voltage level of the first group.

For example, when frame reversal is overlapped at the mH ($mH < 1$ frame period) reversal shown in Fig. 2, the ON selection voltage level of the data signal is set to V_4 of the first group and the OFF selection voltage level is set to V_2 of the first group, and the reset voltage level at the start of the scanning signal is set to V_8 and the selection voltage level is set to V_1 in the n th frame (n is an integer) as shown in Fig. 6. In the following $(n + 1)$ th

frame, the ON selection voltage level of the data signal is set to V5 of the second group and the OFF selection voltage level is set to V7 of the second group, and the reset voltage level at the start of the scanning signal is set to V1 and the selection voltage level is set to V8.

For example, when frame reversal is overlapped at the mH ($mH < 1$ frame period) reversal shown in Fig. 5, the ON selection voltage level of the data signal is set to V1 of the first group and the OFF selection voltage level is set to V3 of the first group, and the reset voltage level at the start of the scanning signal is set to V5 and the selection voltage level is set to V4 in the nth frame (n is an integer) as shown in Fig. 7. In the following ($n + 1$)th frame, the ON selection voltage level of the row electrode signal is set to V8 of the second group and the OFF selection voltage level is set to V6 of the second group, and the reset voltage level at the start of the data signal is set to V4 and the selection voltage level is set to V5.

When the eight voltage levels V1 to V8 are used, it is desirable that the voltage level difference between voltage level V4 of the first group and voltage level V5 of the second group be large. This is because the absolute value of the reset voltage applied to the liquid crystal in the reset period can be set large.

In yet another embodiment of the invention, the power supply circuit device of the liquid crystal drive device, which generates an even number of a total of 8 or more voltage levels ($V1, V2, \dots, V_{k-1}, V_k; V1 < V2 < \dots < V_{k-1} < V_k$), including ground voltage level V1, for applying the voltage of the difference signal of the scanning signal and the data signal to the liquid crystal, has

means for generating a maximum voltage level V_k , means for generating a potential difference V_B , which becomes the reference for generating voltage levels $V2$ to V_{k-1} not including maximum voltage level V_k and ground voltage level V1, calculation means for calculating and outputting voltage levels $V2$ to V_{k-1} based on the potential difference V_B , and changing means for changing the value of the potential difference V_B from outside or externally.

By doing this, it becomes possible to adjust each voltage level ($V2, \dots, V_{k-1}$), except the ground voltage level V1 and maximum voltage level V_k , simultaneously by changing potential difference V_B .

Here, it is desirable that the means that generates potential difference V_B generate potential difference V_B based on maximum voltage level V_k .

It is also desirable that the calculation means have

a plurality of calculation circuits to which the voltage level V_B is input and that calculate and output each of the voltage levels ($V2, \dots, V_{k/2}$) from among the plurality of levels ($V1, V2, \dots, V_{k/2}$), except the ground voltage level V1, of the first group on the low-voltage side of the eight or more voltage levels,

and

a plurality of subtraction circuits that generate each of the voltage levels ($V_{k-1}, \dots, V_{k/2-1}$), except maximum voltage level V_k , of the voltage levels ($V_{k/2+1}, V_{k/2+2}, \dots, V_{k-1}, V_k$) of the second group on the high voltage side by subtracting the respective outputs ($V2, \dots, V_{k/2}$) of the amplification means from the maximum voltage level V_k .

The power supply circuit described above is suited to a liquid crystal display device that uses chiral nematic liquid crystal having two stable states.

In each of the power supply circuit devices described above, it is desirable to set the reference potential difference level V_B to $V_B = |Von - Voff|/2$ determined from Von and $Voff$ of the data signal.

According to yet another embodiment of the invention, the power supply circuit device of the liquid crystal drive device that generates a total of eight or more voltage levels ($V1, V2, \dots, V_{k-1}, V_k; V1 < V2 < \dots < V_{k-1} < V_k$), including ground voltage level V1, for applying the voltage of the difference signal of the scanning signal and the data signal on the liquid crystal has,

means for generating maximum voltage level V_k , ($k - 1$) resistors ($R1, R2, \dots, R_{k-1}$) connected in series in order from one end to a line wherein the voltage at one end is the maximum voltage level V_k and the other end is ground voltage level V1, ($k - 2$) voltage output terminals connected between adjacent pairs of resistors and that output the voltage levels V_{k-2} to $V2$ obtained by sequentially dropping the voltage via the resistors ($R1, R2, \dots, R_{k-2}$), and means for externally changing the resistance of one resistor from among the ($k - 1$) resistors.

In this power supply circuit device, it is possible to simultaneously adjust each voltage level ($V2$ to V_{k-1}), not including ground voltage level V1 and maximum voltage level V_k by changing the resistance of one resistor.

This power supply circuit device is also suited to a liquid crystal display device that uses chiral nematic liquid crystal having at least two stable states.

BRIEF EXPLANATION OF THE DRAWINGS

Figs. 1A and 1B are general cross sections showing a liquid crystal cell that uses chiral nematic liquid crystal applicable to this invention.

Figs. 2A-2D are waveform diagrams showing an example of a drive waveform of the invention.

Fig. 3 is a diagram for explaining each state of the liquid crystal used in this invention.

- tion.
- Fig. 4** is a diagram for explaining the behavior of the liquid crystal molecules used in this invention. 5
- Figs. 5A-5D** are waveform diagrams showing another drive waveform of the invention. 10
- Figs. 6A-6D** are waveform diagrams showing yet another drive waveform of the invention wherein frame reversal is added to the drive waveform of Figs. 2A-2D. 15
- Figs. 7A-7D** are waveform diagram showing yet another drive waveform of the invention wherein frame reversal is added to the drive waveform of Fig. 6A-6D. 20
- Fig. 8** is a block diagram showing the overall configuration of the matrix liquid crystal drive circuit.
- Fig. 9** is a block diagram of the Y driver for generating the scanning signal. 25
- Fig. 10** is a block diagram of the X driver for generating the data scanning signal.
- Fig. 11** is a timing chart for explaining the operation of each part of the Y driver. 30
- Fig. 12** is a timing chart for explaining the operation of each part of the X driver. 35
- Fig. 13** is a circuit diagram showing an example of the power supply circuit of the invention. 40
- Fig. 14** is a circuit diagram showing an example of another power supply circuit of the invention.
- Fig. 15** is a circuit diagram showing yet another example of the power supply circuit of the invention. 45
- Fig. 16** is a characteristic graph showing the relationship of the threshold value and saturation value of the chiral nematic liquid crystal to temperature. 50
- Fig. 17** is a characteristic graph showing experimental results of the relationship of the threshold value and saturation value of the chiral nematic liquid crystal to the reversal time mH. 55
- Fig. 18**
- Fig. 19**
- Fig. 20**
- Fig. 21**
- Fig. 22**
- Figs. 23A-23C**
- Fig. 24**
- Fig. 25**
- Fig. 26**
- PREFERRED EMBODIMENTS OF THE INVENTION**
- The embodiments of the invention are explained below by referring to the drawings.
- STRUCTURE OF LIQUID CRYSTAL CELL**
- In the liquid crystal materials used in each of the embodiments described below, the helical pitch of the liquid crystal has been adjusted to 3 to 4 μm by adding an optically active material (e.g., S-811 manufactured by E. Merck) to nematic liquid crystal (e.g., ZLI-3329 manufactured by E. Merck). As shown in Figs. 1A and 1B, a pattern of transparent electrodes 4 made from ITO is formed on upper and lower glass substrates 5,5, and a polyimide orientation film (e.g., SP-740 produced by Torei) 2 is applied to each of these. Also, the cell was configured by rubbing each polyimide orientation film 2 in differing directions that form a prescribed angle Φ (in

this embodiment $\Phi = 180$ degrees) between them. A spacer is inserted between upper and lower glass substrates 5,5 to keep the gap between the substrates uniform; e.g., the substrate gap (cell interval) is made less than 2 μm . Therefore, the ratio liquid crystal layer thickness/twist becomes 0.5 ± 0.2 .

When liquid crystal is infused in this cell, the pretilt angles Φ_1 and Φ_2 of liquid crystal molecules become several degrees, and the initial orientation is a 180-degree twisted state. This liquid crystal cell is sandwiched between two polarizing plates 7,7 whose polarizing directions shown in Figs. 1A and 1B differ, thus forming the display member. In the figures, 3 is the insulation layer, 6 is the leveling layer, 8 is the mask layer for the interval between pixels, and 9 is the director vector of liquid crystal molecules 1.

PRINCIPLE OF LIQUID CRYSTAL DRIVE

Figs. 2A-2D show an example of the drive waveform in AC drive of the liquid crystal wherein polarity reversal of the voltage applied to the liquid crystal is performed periodically. The timing for reversal is every mH at a multiple of m (where m is an integer that is 2 or greater) when selection period T3 of the scanning signal described below is 1H. However, $mH \neq 1$ frame period. This signal with a pulse duration of mH is shown in Fig. 2A as FR. Fig. 2B shows the waveform of the scanning signal supplied to the i th scanning signal line. Fig. 2C shows the waveform of the data signal supplied to the j th data signal line. Fig. D shows the waveform of the difference signal of the scanning signal in Fig. 2B and the data signal in Fig. 2C. The voltage of the difference signal in Fig. 2D is applied to the liquid crystal at the pixel (i, j) located at the intersection point of the i th scanning signal line and the j th data signal line.

The drive waveform shown in Fig. 2 includes reset period T1, delay period T2, selection period T3 and nonselection period T4. The period wherein each of these periods T1, T2, T3 and T4 are added is one frame period T.

In Fig. 2D, reset voltage (reset pulse) 100, which is greater than the threshold value for generating a Frederick's transition in the nematic liquid crystal, is applied in reset period T1. The peak value of this reset voltage 100 is set to ± 25 V, for example, in this embodiment. Delay time T2 is provided to delay the timing whereby selection voltage (selection pulse) 120 is applied to the liquid crystal cell in selection period T3 after applying reset voltage 100 to the liquid crystal cell. In this embodiment, a voltage of ± 1 V, for example, is applied to the liquid crystal cell as delay voltage 110 in this delay period T2. Selection voltage 120 applied to the liquid crystal cell in selection period T3 is a voltage selected using as a reference a critical value that generates one of the two stable states, e.g., 360-degree twisted state and 0-degree uniform state, of the nematic liquid crystal. If the peak value of selection voltage 120 is the 0- to ± 1.5 -V OFF voltage and this is used as selection volt-

age 120 in the case of the chiral nematic liquid crystal used in the first embodiment, a 360-degree twisted state is obtained. If an ON voltage of more than 2 V or less than -2 V or more desirably more than 3 V or less than -3 V is applied to the liquid crystal cell as selection voltage 120, however, a 0-degree uniform state is obtained. In non-selection period T4, a non-selection voltage 130 smaller than the absolute value of selection voltage 120 is applied to the liquid crystal cell, and therefore the liquid crystal state selected in selection period T3 is maintained.

Fig. 3 is a diagram for explaining each state of the liquid crystal.

This liquid crystal takes on a 180-degree twisted state in the initial state due to the rubbing treatment described above. When reset voltage 100 is applied to the liquid crystal in this initial state in reset period T1, a Frederick's transition is generated as shown in Fig. 3. When the ON voltage is then applied to the liquid crystal as selection voltage 120 in selection period T3, a 0-degree uniform state is obtained, and when the OFF voltage is applied, a 360-degree twisted state is obtained. Following this, both of the above states relax naturally to the initial state according to a certain time constant as shown in Fig. 3. Here, this time constant can be made sufficiently long as compared to the time required for display. Therefore, as long as non-selection voltage 130 applied in non-selection period T4 is kept at a sufficiently low voltage as compared to the voltage necessary to generate the Frederick's transition, the state set in selection period T3 can be nearly maintained during the interval until the next reset period T1. By this means, liquid crystal display becomes possible.

The reason for providing the delay time T3 is explained by referring to Fig. 4. Fig. 4 shows the results of a dynamic simulation indicating the behavior of the bistable liquid crystal used in this invention and the relationship between delay period T2 and selection period T3. Time is plotted on the horizontal axis against the tilt of the molecules in the middle of the liquid crystal cell on the vertical axis, and the starting point is the time at which reset pulse 100 is terminated.

According to this drawing, after the liquid crystal molecules are stood up vertically (homeotropic state), some lean slightly toward the back (backflow) and then return and their tilt progresses towards 0 degree while others continue to tilt further toward 180 degrees. The former is a transition toward a uniform state and the latter is equivalent to a transition toward a 360-degree twisted state because a twist is added on top of this tilt change. Whether it be a transition toward a 0-degree uniform state or a 360-degree twisted state as shown in this figure, the behavior is exactly the same immediately after reset pulse 100 is terminated in that they pass through the same process referred to as backflow of the liquid crystal. That is, whether the orientation state of the liquid crystal becomes 0 degree or 360 degrees is

determined by how the trigger (arrow in Fig. 4) is applied after this backflow.

In the previous proposal of the assignee of the present invention, selection period T3 was set immediately after completion of reset period T1. In contrast to this, in the drive method of Fig. 2 related to the drive method of the first embodiment, delay period T2 is inserted between reset period T1 and selection period T3. By adjusting the duration of this delay period T2, it is possible to apply selection voltage 120 to this liquid crystal according to the timing the trigger should be applied after backflow of the liquid crystal occurs regardless of the length of selection period T3. Hence, even if the duration of selection period T3 should be greatly shortened to 50 μ s, it is possible to perform ON/OFF switching of the liquid crystal.

When the pulse duration of the selection pulse, the delay time and the temperature are fixed, the critical value becomes as Vth1 and Vth2 shown in Fig. 22 as the pulse height of the selection pulse. At the intersecting surface of the absolute value of the voltage Ve of the reset pulse (vertical axis) and the voltage Vw of the selection pulse (horizontal axis) shown in Fig. 22, a1 and a2 indicate areas ($|Ve| > V0$ and $|Vth1| < |Vw| < |Vth2|$) where one of the metastable states (e.g., state with twist angle 0 degree) appears. Also, b1, b2 and b3 indicate areas ($|Ve| > V0$ and $|Vw| < |Vth1|$ or $|Ve| > V0$ and $|Vw| > |Vth2|$) where the other metastable state (e.g., state with twist angle 360 degrees) appears. Here, Vth1 and Vth2 are threshold values for the voltage of the selection pulse. In the following explanation, liquid crystal drive is performed using Vth1 as the threshold value.

EXPLANATION OF DRIVE WAVEFORM IN FIG. 2

Next is an explanation of the details of the drive waveform shown in Fig. 2. In this first embodiment, a total of eight voltage levels are used to drive the chiral nematic liquid crystal.

These eight voltage levels comprise the four levels (V1, V2, V3, V4; $V1 < V2 < V3 < V4$) of the first group on the low-voltage side and the four levels (V5, V6, V7, V8; $V4 < V5 < V6 < V7 < V8$) of the second group on the high-voltage side.

Further, the scanning signal and the data signal are alternately set to a voltage level of the first group or the second group every mH ($m = 4$ in Fig. 2).

Reset time T1 of the scanning signal is set to several tens of H (e.g., 1 to 2 ms). Since this reset period T1 is longer than reversal time mH, the voltage level is changed every mH during reset period T1. This results in the waveform in Fig. 2 wherein the voltage level of V1 or V8 is alternately repeated during reset period T1 of the scanning signal.

Next, delay time T2 of the scanning signal is greater than 1H and T2 is set to 2H in the case of Fig. 2. Since $T2 < mH$, the voltage level becomes fixed in delay period T2 of the scanning signal, but it becomes a different voltage level according to the reversal every mH,

and in this embodiment it becomes the voltage level of either V3 or V6. Here, in this embodiment, the last pulse duration of reset period T1 is 2H, and delay period T2 whose phase differs from this last pulse period is also 2H. Compared to reset period T1, the reversal phase every mH of the scanning signal waveform changes 180 degrees after selection period T3.

Where selection period $T3 = 1H < mH$, the level becomes a fixed potential in selection period T3, but it becomes a different voltage level according to the reversal every mH, and in this embodiment it becomes the voltage level of either V1 or V8.

Where non-selection period $T4 > mH$, the level becomes a voltage that differs every mH in one frame period. In this embodiment, a waveform having the voltage levels of V3 and V6 occurs in non-selection period T4 of the scanning signal.

The data signal, as well, takes on a waveform whose voltage level changes every mH, and it becomes the ON voltage or OFF voltage depending on the voltage for writing to the liquid crystal. The ON voltage becomes V4 when the voltage of selection period T3 of the scanning signal is V1 and it becomes V5 when the voltage of selection period T3 is V8. The OFF voltage becomes V2 when the voltage of selection period T3 of the scanning signal is V1 and it becomes V7 when the voltage of selection period T3 is V8.

When a scanning signal and a data signal such as these are supplied to the respective scanning signal line and data signal line, the voltage of the difference signal shown in Fig. 2 is applied to the pixel (i, j) at the intersection of each line. That is, during reset period T1, relatively large voltage ($V1 - V7$) or ($V8 - V2$) is obtained as reset voltage 130. Moreover, the same relationship between the ON voltage, OFF voltage and bias voltage as in the prior art voltage averaging method is obtained.

Particularly, assuming that $V4 - V3 = V3 - V2 = V7 - V6 = V6 - V5$, it is possible to set the voltage such that the bias voltage in non-selection period T4 is equal. To increase the ON voltage under this condition, the voltage difference between V1 and V2 and between V7 and V8 can be made large. Caution is required, however, since the bias voltage in non-selection period T4 also increases simultaneously. To make the reset voltage large, the potential difference between V4 and V5 can be further increased. Further, to adjust the length of the delay time after application of the reset voltage, the timing of the selection period can be shifted one 1 H unit.

When the various voltages are set to $V1 = 0 V$, $V2 = 1 V$, $V3 = 2 V$ and $V4 = 3 V$ in the first group, $V5 = 23 V$, $V6 = 24 V$, $V7 = 25 V$ and $V8 = 26 V$ in the second group, $V1 = -13 V$, $V2 = -12 V$, $V3 = -11 V$ and $V4 = -10 V$ in the negative voltage first group, and $V5 = 10 V$, $V6 = 11 V$, $V7 = 12 V$ and $V8 = 13 V$ in the positive voltage second group, the reset voltage = $\pm 25 V$, ON voltage = $\pm 3 V$ OFF voltage = $\pm 1 V$ and bias voltage = $\pm 1 V$ can be obtained. By making the potential difference between voltage V4 of the first group and voltage V5 of the second group even larger, it is possible to realize reset voltages of 30

V and 40 V and a bias voltage of 1 V.

By means of the drive method in Fig. 2, the large voltages and small voltages required for drive of chiral nematic liquid crystal can be made to coexist and simple matrix drive can be efficiently realized. That is, by using the drive method of Fig. 2, a large reset voltage exceeding 20 V, a bias voltage (non-selection voltage) around 1 V and data ON and OFF voltages of several volts can all be achieved with a relatively small circuit voltage, and the voltage applied to the liquid crystal can be made an alternating current with an optimum reversal time. Since the respective drive voltages of the data signal and scanning signal approach each other, there is a greater degree of freedom in selection of circuit components when actually fabricating the drive circuit. Further, resolving this unbalance of the drive voltages is advantageous in integrating the drive circuitry.

In the above explanation, the reset voltage pair was (V1, V8), but (V2, V7), (V3, V6) or (V4, V5) can also be used. An example that uses the reset voltage pair (V4, V5) is described below using Fig. 6. Also, the drive method of Fig. 2 is also effective when there is no delay period T2.

RELATIONSHIP BETWEEN mH REVERSAL AND DISPLAY CHARACTERISTIC

A drive that alternates the current every mH as employed in the drive method of Fig. 2 does not only contribute to increasing the life of the liquid crystal, it can also improve the display characteristic in a liquid crystal display device that uses chiral nematic liquid crystal. The reason is explained below.

Fig. 16 is a characteristic graph showing the negative correlation of the threshold value V_{th} and saturation value V_{sat} of chiral nematic liquid crystal to temperature and shows that the threshold value V_{th} and saturation value V_{sat} are temperature dependent. Here, when V_s is used as the absolute value of the voltage level of the scanning signal during selection period T3 and V_d is used as the absolute value of the voltage level of the data signal during selection period T3, the conditions for ON/OFF drive of the liquid crystal are $|V_{on}| = |V_s + V_d| \geq |V_{sat}|$ and $|V_{off}| = |V_s - V_d| \leq |V_{th}|$. From a design standpoint, the absolute value of V_{on} must be set larger than the absolute value of V_{sat} by a certain margin and the absolute value of V_{off} must be set smaller than the absolute value of V_{th} within a certain margin, but there is the danger that the margin may become small due to temperature dependency and degrade the display characteristic.

We also found that this threshold value V_{th} and saturation voltage V_{sat} deviated within the liquid crystal panel.

If the absolute value $|V_{sat} - V_{th}|$ of the difference between the saturation voltage and the threshold voltage is small, it is possible to continually maintain the margin for the ON voltage and the OFF voltage even if

the saturation voltage is temperature dependent or there is non-uniformity in the surface.

The inventors discovered that $|V_{sat} - V_{th}|$ changes depending on the reversal time mH . Fig. 17, wherein the threshold value V_{th} and saturation voltage V_{sat} are plotted on the vertical axis against the reversal time mH on the horizontal axis, shows the mH dependence of the threshold value V_{th} and saturation voltage V_{sat} obtained experimentally. Measurements were taken in this experiment with a duty ratio of 1/240, a reset period T_1 of 1.5 ms, a reset voltage of ± 25 V and a bias voltage of $V_d = \pm 1$ V.

A better understanding of the dependence of $|V_{sat} - V_{th}|$ on reversal time mH can be obtained from the characteristic graphs in Fig. 18 to Fig. 21.

Fig. 18 shows the same experiment as in Fig. 17 wherein mH was varied between 1H and 8H (1H = 80 μs). The experimental conditions were duty ratio = 1/240, reset period T_1 = 1.0 ms, reset voltage = ± 25 V and bias voltage $V_d = \pm 1.3$ V, and measurements were performed at room temperature. According to Fig. 18, V_{th1} and the saturation voltage V_{sat1} become low between 2H and 4H.

Fig. 19 is a characteristic graph wherein $|V_{sat} - V_{th}|$ is plotted on the vertical axis based on the data in Fig. 18, and it can be seen that $|V_{sat} - V_{th}|$ drops between 2H and 4H.

Fig. 20 shows the results of the same experiment as in Fig. 19 executed on a liquid crystal panel with a duty ratio of 1/480. Here, 1H = 40 μs . According to Fig. 20, V_{th1} and the saturation voltage V_{sat1} become low between 4H and 16H.

Fig. 21 is a characteristic graph wherein $|V_{sat} - V_{th}|$ is plotted on the vertical axis based on the data in Fig. 20, and it can be seen that $|V_{sat} - V_{th}|$ drops between 4H and 16H.

When mH is greater than or equal to 2H as shown here, we found that $|V_{sat} - V_{th}|$ can be made small and the ON voltage and OFF voltage can be applied to the liquid crystal under a condition in which a large margin is maintained as compared to when $mH = 1H$, thus improving the display characteristic.

Moreover, when mH is greater than or equal to 2H, the threshold value V_{th} and saturation voltage V_{sat} themselves can be made smaller than when compared to $mH = 1H$, thus making it possible to lower the drive voltage.

By means of the drive method in Fig. 2, since a dependence between the reversal time mH and the display characteristic was confirmed, the display characteristic can be improved by the reversal action while also suppressing the continuous application of direct current, which is closely related to the life of the liquid crystal.

EXPLANATION OF DRIVE WAVEFORM IN FIG. 5

As in Fig. 2, the method in Fig. 5 uses the FR (see Fig. 5A) of a pulse duration of mH ($m = 4$) and reverses the polarity of the voltage applied to the liquid crystal

every mH, but it changes each voltage level of the waveforms of the scanning signal and the data signal.

As shown in Fig. 5B, the scanning signal takes on voltages V4, V5 in reset period T1, voltages V2, V7 in delay period T2, voltages V4, V5 in selection period T3 and voltages V2, V7 in non-selection period T4.

The data signal takes on ON voltages V1, V8 and OFF voltages V3, V6 as shown in Fig. 5C.

As a result, the voltage applied to the liquid crystal at pixel (i, j) of the matrix display alternates between positive and negative as shown in Fig. 5D. When the drive waveform in Fig. 5 is used, the reset voltage becomes (V4 - V8) or (V5 - V1) as when V1 to V8 are set the same as the voltage levels in Fig. 2, and though the voltage ± 23 V is lower than in Fig. 2, a voltage large enough for reset can be obtained. The other voltages become ON voltage = ± 3 V, OFF voltage = ± 1 V and bias voltage = ± 1 V, which are the same voltages obtained in Fig. 2. Further, since the potential of the data signal can be set to the ground voltage V1 and the maximum voltage V8, the bias voltage becomes stable, thus improving the stability of the display.

In the case of Fig. 5, if $V3 - V2 = V2 - V1 = V8 - V7 = V7 - V6$, the bias voltage in non-selection period T4 can be set so that it is equally applied. Also, as in Fig. 2, the ON voltage can be increased by increasing the voltage difference between V1 and V2 and between V7 and V8. The reset voltage can be increased by increasing the potential difference between V4 and V5. Further, the delay period after application of the reset voltage can be lengthened or shortened by shifting the timing of the selection period in 1H units.

EXPLANATION OF DRIVE WAVEFORM IN FIG. 6

Fig. 6 shows a modified embodiment wherein a reversal operation every frame unit occurs in addition to the reversal operation every mH ($m = 4$) as in Fig. 2 and Fig. 5.

That is, when the voltage levels of the scanning signal and the data signal are reversed every mH, the positive and negative components of the voltage applied to the liquid crystal are not balanced within one frame at the end of a frame, and therefore a direct current component remains. To avoid this, the voltage levels of the scanning signal and the data signal in the next frame are reversed from the previous frame, thus reversing voltage levels in frame units. That is, when the voltage at the start of the nth frame (n is an integer) of the drive waveform applied to the liquid crystal is in the first group of voltage levels (V1 to V4), the voltage at the start of the (n + 1)th frame is in the second group of voltages (V5 to V8). Also, when the voltage at the start of the nth frame is in the second group, the voltage at the start of the (n + 1)th frame is in the first group, thus resulting in overlapping of the reversal every frame unit on the reversal every mH. This can be referred to as a combination of reversal every frame and mH pulse reversal.

By means of the drive waveform in Fig. 6, any direct

current component that cannot be resolved in one frame can be completely resolved over two frames, thus greatly contributing to the long life of the liquid crystal.

This embodiment used the same voltage settings as in Fig. 2, but the same voltage settings as the second embodiment in Fig. 5 can also be used. The drive waveform of the drive method in Fig. 5 to which frame reversal has been added is shown in Fig. 7.

10 EXPLANATION OF LIQUID CRYSTAL DRIVE CIRCUIT

Figs. 8 to 12 show actual liquid crystal drive circuit configurations and timing charts for realizing the drive waveforms in Figs. 2, 5, 6 and 7. Fig. 8 is an overall block diagram of the display device including the liquid crystal panel and drive circuit. The liquid crystal panel has 320 x 320 pixels, and in order to drive this liquid crystal panel 10, first and second Y driver circuits 11A, 11B and first and second X drivers 12A, 12B are provided.

First and second Y driver circuits each have the same configuration, and their detail is shown in Fig. 9.

Y driver circuit 11A is explained by referring to Fig. 9. Y driver circuit 11A has shift register 13A for reset and shift register 13B for selection, both of which are 160-stage registers. Reset signal RI which specifies reset period T1 is input to register 13A for reset, and this signal is successively shifted to the next-stage register by shift clock YSCK. The contents of 160th stage register are output via output terminal RO, and a cascade connection is formed which becomes input RI of the second Y driver circuit. The same is true for shift register 13B for selection, wherein signal SI which specifies selection period T3 is input to shift register 13B, and these signals are transmitted one after the other to the next-stage register by the shift clock YSCK. The contents of the final 160th stage register become the input signal SI of the next second Y driver circuit 11B via output terminal SO, and a cascade connection is formed.

The contents of each shift register 13A, 13B are output in parallel to the 160 channels at the same time and are input to the output controller 14. This output controller 14 outputs a signal that differentiates six states depending on the input state of the reset signal R, the selection signal S and the alternating current signal FR; i.e., R, S, FR = (0, 0, 0) or (0, 0, 1) or (0, 1, 0) or (0, 1, 1) or (1, 0, 0) or (1, 0, 1). This signal is input to Y driver 16 via level shifter 15.

Four types of drive voltages (V1, V3, V6, V8) or (V2, V4, V5, V7) are input to this Y driver 16, and based on the six states differentiated by output controller 14, one each of the drive voltages are output to each channel according to the truth table shown in Fig. 24. In Fig. 24, Yout1 indicates the selection when a drive waveform corresponding to Figs. 2 and 6 is obtained and Yout2 indicates the selection when a drive waveform corresponding to Figs. 5 and 7 is obtained.

Fig. 11 is a timing chart showing some of the states of each signal input to the Y drive circuit. In the case of

the timing chart shown in Fig. 11, when selection period T3 is 1H long, the shift clock YSCK becomes a signal that repeats H/L every 1H, and since alternating current signal FR is mH, it becomes scanning signal YK whose polarity of the voltage applied to the liquid crystal reverses every mH as in Figs. 2 and 5.

Next is a detailed explanation referring to Fig. 10 of first X driver circuit 12A. X driver circuit 12A has shift register 17 which comprises a 160-stage register, wherein input signal EI is successively shifted to the next stage by shift clock XSCK. The contents of the 160th register are output to the outside via the EO output terminal, thus facilitating a cascade connection with second X driver circuit 12B. Signal EI input to shift register 17 is a signal that becomes logical 1 once in one horizontal scanning period (1H) as shown in Fig. 12. Therefore, first latching circuit 18 latches image data into addresses corresponding to the respective registers as logical 1's are successively output from each register of shift register 17. The data of the 160 channels of first latching circuit 18 are latched simultaneously in second latching circuit 19 according to the timing whereby latch pulse LP is input. Output control circuit 20 to which is input alternating current signal FR and the data from second latching circuit 19 inputs a signal that differentiates the four states (D, FR) = (0, 0) or (0, 1) or (1, 0) or (1, 1) depending on the data D and the input state of the alternating current signal FR to X driver 22 for each channel via level shifter 21. X driver 22 receives four types of drive voltages; i.e., (V2, V4, V5, V7) or (V1, V3, V6, V8), and selects one of these voltages based on information from output control circuit 20 and outputs it. The truth table is shown in Fig. 25. In Fig. 25, Xout1 corresponds to the embodiments in Figs. 2 and 6 and Xout2 corresponds to the embodiments in Figs. 5 and 7.

EXPLANATION OF POWER SUPPLY CIRCUIT

An embodiment of the power supply circuit used in the circuit shown in Figs. 8 to 12 is explained. In this invention, a total of eight potential levels is used to set each of the voltage levels of the data signal. Of these, V1 = GND and V8 = maximum reference drive voltage (VH), and each of the remaining potentials V2 to V7 in between need only be determined. In each of the power supply circuits explained below, the drive potentials divided up into the plurality of voltage levels can all be adjusted simultaneously by one control, and therefore they are the simplest possible power supply circuits for optimal adjustment of the display.

First, reference potential difference VB, which becomes the bias voltage in the non-selection period in the voltage averaging method, is defined from Von and Voff of the data signal as shown below and it becomes constant.

$$VB = |Von - Voff|/2$$

Fig. 13 shows a power supply circuit realized using this reference potential difference VB as a reference.

Since VB need only be several volts, the potential is dropped from VH of a high voltage, for example, via a Zener diode and then the intermediate potential of a variable resistor 32 is extracted as desired from this potential, and this is used as the reference potential difference VB. The required voltages V2, V3 and V4 can be obtained by amplifying VB from 1 to several times to V1, and therefore the positive amplification circuit is configured from an operational amplifier, and V2 = V1 + VB, V3 = V1 + VB and V4 = V1 + aVB (a is the amplification factor). The amplification factor a is determined by feedback resistor 34 of the operational amplifier, which outputs the voltage of V4, and by making this resistance value variable, the amplification factor a can be set as desired.

Next, by configuring the subtraction circuit for these outputs and the maximum potential VH from operational amplifiers such that V7 = VH - V2, V6 = VH - V3 and V5 = VH - V4, a power supply with a fixed bias is realized wherein all voltage levels change by just changing VB. Actually, by inserting a buffer, each voltage level can be amplified by the buffer before it is input to the scanning signal and data signal driver circuits.

This power supply circuit can optimally adjust V4, V5 and it can adjust the ON voltage (V1 - V4 or V8 - V5) of the embodiments in Figs. 5 and 7 by changing the amplification factor a. Setting V2, V3 and V4 such that the amplification factor becomes (a - 2), (a - 1) and a is preferable in the embodiments in Figs. 2 and 6.

Fig. 14 shows a power supply circuit configured from operational amplifiers such that V3 = bVB, V2 = (b - 1)VB and V4 = (b + 1)VB and which produces the potentials of V2 to V4. However, b is an amplification factor and it is desirable that b be 1 or greater or more preferably 2 or greater. As in Fig. 13, V5 to V7 are produced by subtracting V4, V3 and V2 from VH (V8) in the subtraction circuit configured from operational amplifiers. Here, in Fig. 14, feedback resistor 34 of the operational amplifier that outputs the voltage of V3 is made a variable resistor such that the value of the amplification factor b can be freely changed. As a result, the respective voltage levels of V4 and V5 can be adjusted. Therefore, the ON voltage (V1 - V4 or V8 - V5) of the embodiment in Figs. 2 and 6 can be adjusted as desired. In this way, the ON voltage applied to the liquid crystal can be easily controlled, which is also advantageous in drive circuit adjustment.

Fig. 15 shows yet another power supply circuit of the invention. In the same figure, there are seven resistors (R1, R2, ..., R7), voltage generation circuit 40, which generates the maximum voltage level V8, is connected to one end of this line, and ground voltage level V1 is connected to the other end. There are also six voltage output terminals OUT7 to OUT2 disposed between adjacent resistors that output the voltage levels V7 to V2 obtained by successively dropping the voltage by means of resistors (R1, R2, ..., R7). Resistor R4

between voltage output terminal OUT5 of V5 and voltage output terminal OUT4 of V4 is a variable resistor, and its resistance can be changed externally.

By changing the resistance of resistor R4 in this power supply circuit, the current flowing through each resistor R1 to R7 can be changed and the extent of the voltage drop can be changed, and therefore, except for ground voltage level V1 and maximum voltage level V8, each voltage level (V2 to V7) can be adjusted simultaneously. By also changing the size of V8 in voltage generation circuit 40, it is possible to change V2 to V8 as desired. In Fig. 14 and Fig. 15, operational amplifiers are connected to OUT2 to OUT7, from which the voltage levels of V2 to V7 are output, for their respective amplification.

This invention is not limited to the above embodiments, and various modifications are possible within the scope of the essentials elements of the invention. For example, in the embodiments shown in Fig. 2 and Fig. 6, if the value m, which determines the reversal time, and number n of scanning lines of the display are set such that there is no maximum common divisor between them, the reversal position shifts naturally and it is possible to prevent any waveform rounding or crosstalk due to reversal from becoming pronounced. Also, if m is set appropriately large, the crosstalk positions generated by voltage reversal are reduced.

Claims

1. This invention is a drive method for a liquid crystal display device that applies the voltage of the difference of a data signal and a scanning signal having at least a reset period, a selection period and a non-selection period in one frame on a chiral nematic liquid crystal having at least two stable states, wherein

a total of eight or more voltage levels made up of a plurality of levels of a first group on the low voltage side and a plurality of levels of a second group on the high voltage side are provided,

the voltage levels of said scanning signal and said data signal are alternated between said first group and second group every mH (where, m is an integer that is 2 or greater and mH = 1 frame period), which is an integral multiple of the unit time (1H) equivalent to said selection period of said scanning signal,

when said data signal is a voltage level of said first group, the voltage level of said reset period in said scanning signal is selected from said second group, and when said data signal is a voltage level of said second group, the voltage level of said reset period in said scanning signal is selected from said first group,

when said data signal is a voltage level of said first group, the voltage levels of said selection

period and non-selection period in said scanning signal are each selected from the same first group, and when said data signal is a voltage level of said second group, the voltage levels of said selection period and non-selection period in said scanning signal are each selected from the same second group, and the polarity of the voltage applied to said liquid crystal is reversed every mH.

- 5 2. Drive method for a liquid crystal display device of claim 1 wherein the absolute value of the voltage difference of saturation voltage Vsat and threshold voltage Vth of the chiral nematic liquid crystal change with dependence on the value of m and the value of m is selected from an area that makes the absolute value of said voltage difference small.
- 10 3. Drive method for a liquid crystal display device of claim 2 wherein the absolute value of the ON voltage applied to the chiral nematic liquid crystal in said selection period is set larger than the absolute value of said saturation voltage Vsat of the chiral nematic liquid crystal by at least an allowable margin and the absolute value of the OFF voltage applied to the chiral nematic liquid crystal in said selection period is set smaller than the absolute value of said threshold voltage Vth of the chiral nematic liquid crystal within an allowable margin.
- 15 4. Drive method for a liquid crystal display device of claims 1 to 3 wherein

30 a delay period is provided in said scanning signal between said reset period and said selection period, and
35 the voltage level in said delay period of said scanning signal is set the same as the voltage level of said non-selection period.

- 20 40 5. Drive method for a liquid crystal display device of claims 1 to 4 wherein
45 said data signal is set every said selection period to a data voltage level containing the voltage level of either the ON voltage level or the OFF voltage level and four voltage levels are set for application of positive and negative ON selection voltages and positive and negative OFF selection voltages to said liquid crystal as said data voltage levels of said data signal,
50 said scanning signal is set to the reset voltage level in said reset period, to the selection voltage level in said selection period, and to the non-selection voltage level in said non-selection period, two types of voltage levels are set for application of positive and negative reset voltages to said liquid crystal as said reset volt-

- age levels in said reset period, two types of voltage levels are set for application of said positive and negative selection voltages to said liquid crystal as said selection voltage levels in said selection period, and two types of voltage levels are set to provide bias voltage levels as said non-selection voltage levels in said non-selection period, and
 said liquid crystal is driven using a total of eight voltage levels by using said two types of reset voltage levels and said two types of selection voltage levels in common.
6. Drive method for a liquid crystal display device of claim 5 wherein said eight voltage levels comprise the four levels (V1, V2, V3, V4; V1 < V2 < V3 < V4) of a first group on the low-voltage side including ground voltage level V1 and the four levels (V5, V6, V7, V8; V4 < V5 < V6 < V7 < V8) of a second group on the high-voltage side.
7. Drive method for a liquid crystal display device of claim 6 wherein
 said scanning signal takes on a waveform having the voltage level of V1 and V8 in said reset period, takes on the voltage level of V1 or V8 in said selection period, and takes on a waveform having the voltage level of V3 and V6 in said non-selection period, and
 said data signal is a waveform including a pulse whose peak value changes to the voltage level of V2 and V4 and a pulse whose peak value changes to the voltage levels of V5 and V7.
8. Drive method for a liquid crystal display device of claim 7 wherein the relationship $V4 - V3 = V3 - V2 = V7 - V6 = V6 - V5$ is set.
9. Drive method for a liquid crystal display device of claim 6 wherein
 said scanning signal takes on a waveform having the voltage levels of V4 and V5 in said reset period, takes on the voltage levels of V4 or V5 in said selection period, and takes on a waveform having the voltage levels of V2 and V7 in said non-selection period, and
 said data signal is a waveform including a pulse whose peak value changes to the voltage levels of V1 and V3 and a pulse whose peak value changes to the voltage levels of V6 and V8.
10. Drive method for a liquid crystal display device of claim 9 wherein the relationship $V3 - V2 = V2 - V1 = V8 - V7 = V7 - V6$ is set.
11. Drive method for a liquid crystal display device of claims 1 to 10 wherein the value m which deter-
- mines the reversal time is set to a value such that the value resulting from dividing the number of display scanning lines by m is an integer.
- 5 12. Drive method for a liquid crystal display device of claims 1 to 10 wherein the value m which determines the reversal time is set to a value such that the value resulting from dividing the number of display scanning lines by m is not an integer.
- 10 13. Drive method for a liquid crystal display device of claims 1 to 11 wherein
 $mH < 1$ frame period is set, and when the voltage at the start of the nth frame (n is an integer) is a voltage level of said first group, the start of the (n + 1)th frame is a voltage level of the second group, when the voltage at the start of the nth frame is a voltage level of said second group, the start of the (n + 1)th frame is a voltage level of the first group, and reversal every mH and reversal every frame unit are overlapped and repeated.
- 15 25 14. Drive method for a liquid crystal display device of claim 7 or 8 wherein
 $mH < 1$ frame period is set, in the nth frame (n is an integer), the ON selection voltage level of said data signal is set to V4 of the first group and the OFF selection voltage level is set to V2 of the first group, and said reset voltage level at the start of said scanning signal is set to V8 and said selection voltage level is set to V1, in the following (n + 1)th frame, the ON selection voltage level of said data signal is set to V5 of said second group and the OFF selection voltage level is set to V7 of the second group, and said reset voltage level at the start of said scanning signal is set to V1 and said selection voltage level is set to V8, and reversal every mH and reversal every frame unit are overlapped and repeated.
- 20 30 35 40 45 50 55 15. Drive method for a liquid crystal display device of claim 9 or 10 wherein
 $mH < 1$ frame period is set, in the nth frame (n is an integer), the ON selection voltage level of said data signal is set to V1 of said first group and the OFF selection voltage level is set to V3 of the first group, and said reset voltage level at the start of said scanning signal is set to V5 and said selection voltage level is set to V4, in the following (n + 1)th frame, the ON selection voltage level of said row electrode signal is set to V8 of the second group and the OFF

- selection voltage level is set to V6 of the second group, and said reset voltage level at the start of said data signal is set to V4 and said selection voltage level is set to V5, and reversal every mH and reversal every frame unit are overlapped and repeated.
16. Drive method for a liquid crystal display device of claims 6 to 12 wherein the voltage level difference between voltage level V4 of said first group and voltage level V5 of said group is made large and the absolute value of said reset voltage applied to said liquid crystal in said reset period is set large.
17. Liquid crystal display device comprising
- liquid crystal panel made up of chiral nematic liquid crystal having at least two stable states and infused between a first substrate whereon are formed a plurality of scanning electrodes and a second substrate whereon are formed a plurality of data electrodes,
- scanning electrode drive circuit that outputs scanning signals having at least a reset period, a selection period and a non-selection period in one frame to each of said scanning electrodes, data electrode drive circuit that outputs data signals to each of said data electrodes, and power supply circuit that outputs a total of eight or more voltage levels made up of a plurality of levels of a first group on the low-voltage side and a plurality of levels of a second group on the high-voltage side as potentials of said scanning signal and said data signal, wherein said scanning electrode drive circuit and said data electrode drive circuit alternately change the voltage levels of said scanning signal and said data signal between said first group and second group every mH (where, m is an integer that is 2 or greater and mH = 1 frame period), which is an integral multiple of the unit time (1H) equivalent to said selection period of said scanning signal,
- said scanning electrode drive circuit selects the voltage level of said reset period in said scanning signal from said second group when said data signal is a voltage level of said first group and selects the voltage level of said reset period in said scanning signal from said first group when said data signal is a voltage level of said second group,
- selects each of the voltage levels of said selection period and non-selection period in said scanning signal from the same first group when said data signal is a voltage level of said first group and selects each of the voltage levels of said selection period and non-selection period in said scanning signal from the same second group when said data signal is a voltage level of said second group, and
- the polarity of the voltage applied to said liquid crystal is reversed every mH.
18. Drive circuit for a liquid crystal display device that drives said liquid crystal and is connected to
- a liquid crystal panel comprising chiral nematic liquid crystal having at least two stable states and infused between a first substrate whereon are formed a plurality of scanning electrodes and a second substrate whereon are formed a plurality of data electrodes, and power supply circuit that outputs a total of eight or more voltage levels made up of a plurality of levels of a first group on the low-voltage side and a plurality of levels of a second group on the high-voltage side as drive potentials for said liquid crystal, and having
- scanning electrode drive circuit that outputs scanning signals having at least a reset period, a selection period and a non-selection period in one frame to each of said scanning electrodes, and
- data electrode drive circuit that outputs data signals to each of said data electrodes, wherein
- said scanning electrode drive circuit and said data electrode drive circuit alternately change the voltage levels of said scanning signal and said data signal between said first group and second group every mH (where, m is an integer that is 2 or greater and mH = 1 frame period), which is an integral multiple of the unit time (1H) equivalent to said selection period of said scanning signal,
- said scanning electrode drive circuit selects the voltage level of said reset period in said scanning signal from said second group when said data signal is a voltage level of said first group and selects the voltage level of said reset period in said scanning signal from said first group when said data signal is a voltage level of said second group,
- selects each of the voltage levels of said selection period and non-selection period in said scanning signal from the same first group when said data signal is a voltage level of said first group and selects each of the voltage levels of said selection period and non-selection period in said scanning signal from the same second group when said data signal is a voltage level of said second group, and
- the polarity of the voltage applied to said liquid crystal is reversed every mH.
19. Power supply circuit device for a liquid crystal display device, which generates an even number of a total of 8 or more voltage levels (V1, V2, ..., V_{k/2},

- ..., V_{k-1} , V_k ; $V_1 < V_2 < \dots < V_{k/2} < \dots < V_{k-1} < V_k$), including ground voltage level V_1 , for applying the voltage of the difference signal of the scanning signal and the data signal to the liquid crystal, has
- 5
- means for generating maximum voltage level V_k ,
- means for generating potential difference V_B , which becomes the reference for generating voltage levels V_2 to V_{k-1} , not including the maximum voltage level V_k and ground voltage level V_1 ,
- 10
- calculation means for calculating and outputting voltage levels V_2 to V_{k-1} based on said potential difference V_B , and
- changing means for changing the value of said potential difference V_B from outside, whereby it becomes possible to adjust each voltage level (V_2, \dots, V_{k-1}), except said ground voltage level V_1 and maximum voltage level V_k , simultaneously by changing said potential difference V_B .
- 15
20. Power supply circuit device for a liquid crystal display device of claim 19 wherein the means that generates said potential difference V_B generates said potential difference V_B based on said maximum voltage level V_k .
21. Power supply circuit device for a liquid crystal display device of claim 19 or 20 wherein
- 25
- said calculation means has a plurality of calculation circuits to which said voltage level V_B is input and that calculate and output each of the voltage levels ($V_2, \dots, V_{k/2}$) from among the plurality of levels ($V_1, V_2, \dots, V_{k/2}$), except said ground voltage level V_1 , of the first group on the low-voltage side of said eight or more voltage levels, and
- 30
- a plurality of subtraction circuits that generate each of the voltage levels ($V_{k-1}, \dots, V_{k/2+1}$) of the voltage levels ($V_{k/2+1}, V_{k/2+2}, \dots, V_{k-1}, V_k$), except maximum voltage level V_k , of the second group on the high voltage side by subtracting the respective outputs ($V_2, \dots, V_{k/2}$) of said amplification means from said maximum voltage level V_k .
- 35
22. Power supply circuit device for a liquid crystal display device, which generates a total of 8 or more voltage levels ($V_1, V_2, \dots, V_7, V_8$; $V_1 < V_2 < \dots < V_7 < V_8$), including ground voltage level V_1 , for applying the voltage of the difference signal of the scanning signal and data signal to a chiral nematic liquid crystal having at least two stable states, has
- 40
- means for generating maximum voltage level V_8 ,
- 45
23. Power supply circuit device for a liquid crystal display device of claim 22 wherein
- the means that generates said potential difference V_B generates said potential difference V_B based on said maximum voltage level V_8 .
24. Power supply circuit device for a liquid crystal display device of claim 22 or 23 wherein
- 50
- said calculation means has a plurality of calculation circuits to which said voltage level V_B is input and that calculate and output each of the voltage levels (V_2, V_3, V_4) from among the plurality of levels (V_1, V_2, V_3, V_4), except said ground voltage level V_1 , of the first group on the low-voltage side of said eight or more voltage levels, and
- 55
- a plurality of subtraction circuits that generate each of the voltage levels (V_5, V_6, V_7) of the voltage levels (V_5, V_6, V_7, V_8), except maximum voltage level V_8 , of the second group on the high voltage side by subtracting the respective outputs (V_2, V_3, V_4) of said amplification means from said maximum voltage level V_8 .
25. Power supply circuit device for a liquid crystal display device of claims 19 to 24 wherein said potential difference level V_B is set to $V_B = |V_{on} - V_{off}|/2$ determined from V_{on} and V_{off} of said data signal.
26. Liquid crystal display device comprising
- 60
- liquid crystal panel made up of chiral nematic liquid crystal having at least two stable states and infused between a first substrate whereon are formed a plurality of scanning electrodes and a second substrate whereon are formed a plurality of data electrodes,
- 65
- power supply circuit that generates an even number of a total of 8 or more voltage levels ($V_1, V_2, \dots, V_{k/2}, \dots, V_{k-1}, V_k$; $V_1 < V_2 < \dots < V_{k/2} < \dots < V_{k-1} < V_k$), including ground voltage level V_1 ,

- drive circuit to which is input said voltage levels from said power supply circuit and drives said liquid crystal by outputting a scanning signal to said scanning electrodes and outputting a data signal to said data electrodes of said liquid crystal panel, wherein
 5
 said drive circuit comprises
 means for generating maximum voltage level V_k ,
 means for generating potential difference V_B , which becomes the reference for generating voltage levels V_2 to V_{k-1} , except maximum voltage level V_k and ground voltage level V_1 , calculation means that calculates voltage levels V_2 to V_{k-1} based on said potential difference V_B , and
 10
 changing means for changing the value of said potential difference V_B from outside, whereby it becomes possible to adjust each voltage level (V_2, \dots, V_{k-1}), except said ground voltage level V_1 and maximum voltage level V_k , simultaneously by changing said potential difference V_B .
 15
 20
 25
 30
 35
 40
 45
 50
 55
27. Power supply circuit device of a liquid crystal display device, which generates a total of 8 or more voltage levels ($V_1, V_2, \dots, V_{k/2}, \dots, V_{k-1}, V_k; V_1 < V_2 < \dots < V_{k/2} < \dots < V_{k-1} < V_k$), including ground voltage level V_1 , for applying the voltage of the difference signal of the scanning signal and the data signal to the liquid crystal, has
 means for generating maximum voltage level V_k ,
 ($k - 1$) resistors (R_1, R_2, \dots, R_{k-1}) connected in order from one end and in series to a path whose voltage at one end is said maximum voltage level V_k and voltage at the other end is ground voltage level V_1 ,
 ($k - 2$) voltage output terminals each connected between two adjacent resistors and that output said voltage levels V_{k-2} to V_2 obtained by sequentially dropping the voltage via said resistors (R_1, R_2, \dots, R_{k-1}), and
 means for changing the resistance value of one of said ($k - 1$) resistors from outside, whereby it becomes possible to adjust each voltage level (V_2 to V_{k-1}), except said ground voltage level V_1 and maximum voltage level V_k , simultaneously by changing said resistance value.
 28. Power supply circuit device of a liquid crystal display device, which generates a total of 8 voltage levels ($V_1, V_2, \dots, V_7, V_8; V_1 < V_2 < \dots < V_7 < V_8$), including ground voltage level V_1 , for applying the voltage of the difference signal of the scanning signal and data signal to a chiral nematic liquid crystal having at least two stable states, has
 means for generating maximum voltage level V_8 ,
 seven resistors (R_1, R_2, \dots, R_7) connected in order from one end and in series to a path whose voltage at one end is said maximum voltage level V_8 and voltage at the other end is the ground voltage level V_1 ,
 six voltage output terminals each connected between two adjacent resistors and that output said voltage levels V_7 to V_2 obtained by sequentially dropping the voltage via said resistors (R_1, R_2, \dots, R_7), and
 means for changing the resistance value of said resistor R_4 between said voltage output terminal of V_5 and said voltage output terminal of V_4 from outside, whereby it becomes possible to adjust each voltage level (V_2 to V_7), except said ground voltage level V_1 and maximum voltage level V_8 , simultaneously by changing the resistance value of said resistor R_4 .
29. Liquid crystal display device having
 liquid crystal panel comprising chiral nematic liquid crystal having at least two stable states and infused between a first substrate whereon are formed a plurality of scanning electrodes and a second substrate whereon are formed a plurality of data electrodes,
 power supply circuit that generates an even number of a total of 8 or more voltage levels ($V_1, V_2, \dots, V_{k/2}, \dots, V_{k-1}, V_k; V_1 < V_2 < \dots < V_{k/2} < \dots < V_{k-1} < V_k$), including ground voltage level V_1 ,
 drive circuit to which is input said voltage levels from said power supply circuit and drives said liquid crystal by outputting a scanning signal to said scanning electrodes and outputting a data signal to said data electrodes of said liquid crystal panel, wherein
 said drive circuit comprises
 means for generating the maximum voltage level V_k ,
 ($k - 1$) resistors (R_1, R_2, \dots, R_{k-1}) connected in order from one end and in series to a path whose voltage at one end is said maximum voltage level V_k and voltage at the other end is ground voltage level V_1 ,
 ($k - 2$) voltage output terminals each connected between two adjacent resistors and output said voltage levels V_{k-2} to V_2 obtained by sequentially dropping the voltage via said resistors (R_1, R_2, \dots, R_{k-1}), and
 means for changing the resistance value of one of said ($k - 1$) resistors from outside, whereby it becomes possible to adjust each voltage level (V_2 to V_{k-1}), except said ground voltage level V_1 and maximum voltage level V_k , simultaneously by changing said resistance value.

taneously by changing said resistance value.

5

10

15

20

25

30

35

40

45

50

55

FIG. 1




FIG. 2





FIG. 3




FIG. 4





FIG. 5

(c) x_j

(d) $PXL(i,j)$

FIG. 6




FIG. 7




FIG. 8

EP 0 772 067 A1




FIG. 9




FIG.10




FIG. 11




FIG. 12




FIG.13




FIG.14




FIG. 15




FIG. 16




FIG. 17




FIG. 18




FIG. 19




FIG. 20




FIG. 21




FIG. 22




FIG. 23




FIG. 24

TRUTH TABLE FOR Y DRIVER OUTPUT				
RESET R	SELECT S	ALTERNATING CURRENT FR	YOUT1	YOUT2
L	L	L	V 6	V 7
L	L	H	V 3	V 2
L	H	L	V 8	V 5
L	H	H	V 1	V 4
H	L	L	V 1	V 4
H	L	H	V 8	V 5
H	H	※	※	※

※ Don't care

FIG. 25

TRUTH TABLE FOR X DRIVER OUTPUT			
DATA	FR	XOUT1	XOUT2
L	L	V 7	V 6
L	H	V 2	V 3
H	L	V 5	V 8
H	H	V 4	V 1

INTERNATIONAL SEARCH REPORT

International application No.
PCT/JP95/01835

A. CLASSIFICATION OF SUBJECT MATTER

Int. Cl⁶ G02F1/133, G09G3/36

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

Int. Cl⁶ G02F1/133, G09G3/36

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Jitsuyo Shinan Koho 1926 - 1995
Kokai Jitsuyo Shinan Koho 1971 - 1995

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
EA	JP, 7-175041, A (Seiko Epson Corp.), July 14, 1995 (14. 07. 95) (Family: none)	1-18
A Y	JP, 6-230751, A (Seiko Epson Corp.), August 19, 1994 (19. 08. 94) (Family: none)	1-18 22-26, 28, 29
Y	JP, 63-81328, A (Hitachi, Ltd., and another), April 12, 1988 (12. 04. 88) (Family: none)	19-29
Y	JP, 63-68819, A (Casio Computer Co., Ltd.), March 28, 1988 (28. 03. 88) (Family: none)	19-26
Y	JP, 1-216323, A (Seiko Epson Corp.), August 30, 1989 (30. 08. 89) (Family: none)	27-29

Further documents are listed in the continuation of Box C.

See patent family annex.

* Special categories of cited documents:

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

"&" document member of the same patent family

Date of the actual completion of the international search
December 1, 1995 (01. 12. 95)

Date of mailing of the international search report
December 26, 1995 (26. 12. 95)

Name and mailing address of the ISA/
Japanese Patent Office
Facsimile No.

Authorized officer
Telephone No.